

Refine Search

Search Results -

Term	Documents
(10 AND 25).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	2
(L25 AND L10).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	2

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L31

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Tuesday, June 05, 2007 [Purge Queries](#) [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u> side by side	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
L31	L25 and l10	2	L31
L30	L25 and l9	6	L30
L29	L25 and l8	25	L29
L28	L25 and l7	14	L28
L27	L25 and l6	55	L27
L26	L25 and l5	65	L26
L25	L24 near80 (analog\$5 or digital)	2111	L25
L24	(mux or multiplex\$5 or select\$6 or crossbar\$1 or rout\$4) near55 L23	72965	L24
L23	(configur\$6 or reconfigur\$5) near15 (element\$1 or fpga\$1 or pla\$1 or cell\$1 or block\$1 or function\$3 or pld\$1 or unit\$1)	755250	L23
<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>			
L22	l4 and l10	6	L22

<u>L21</u>	l4 and l9	12	<u>L21</u>
<u>L20</u>	l4 and l8	218	<u>L20</u>
<u>L19</u>	l4 and l7	62	<u>L19</u>
<u>L18</u>	l4 and l6	171	<u>L18</u>
<u>L17</u>	l4 and l5	234	<u>L17</u>
<u>L16</u>	l3 and l10	31	<u>L16</u>
<u>L15</u>	l3 and l9	214	<u>L15</u>
<u>L14</u>	l3 and l8	670	<u>L14</u>
<u>L13</u>	l3 and l7	214	<u>L13</u>
<u>L12</u>	l3 and l6	431	<u>L12</u>
<u>L11</u>	l3 and l5	613	<u>L11</u>
<u>L10</u>	(718/106-108)![CCLS]	1496	<u>L10</u>
<u>L9</u>	(709/220-222)[CCLS]	4127	<u>L9</u>
<u>L8</u>	(716/2-17)[CCLS]	9713	<u>L8</u>
<u>L7</u>	(710/305-317)![CCLS]	5622	<u>L7</u>
<u>L6</u>	(712/2-39,225-229)[CCLS]	7061	<u>L6</u>
<u>L5</u>	(712/2-300)[CCLS]	13404	<u>L5</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L4</u>	L3 and (one or single) near2 chip	3370	<u>L4</u>
<u>L3</u>	L2 and (analog\$5 or digital)	30351	<u>L3</u>
<u>L2</u>	(mux or multiplex\$5 or select\$6 or crossbar\$1 or rout\$4) near55 l1	58170	<u>L2</u>
<u>L1</u>	(configur\$6 or reconfigur\$5) near15 (fpga\$1 or pla\$1 or cell\$1 or block\$1 or function\$3 or pld\$1 or unit\$1)	579298	<u>L1</u>

END OF SEARCH HISTORY



Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((((((((configur* , reconfigur*) <near/15> (element*, fpga*, pla*, pld*, array, unit*, ce..."

Your search matched 34 of 143 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail

» Search Options

[View Session History](#)
[New Search](#)

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Modify Search

☐ Check to search only within this results set

 Display Format: ☒ Citation ☐ Citation & Abstract

- ☐ 1. **A 1-micron CMOS 128 MHz video serialiser, palette, and digital-to-analogue (DAC) chip**
 Chesters, M.J.;
 CompEuro'89., VLSI and Computer Peripherals, VLSI and Microelectronic Applications in Intelligent Interconnection Networks, Proceedings.
 8-12 May 1989 Page(s):1/117
 Digital Object Identifier 10.1109/CMPEUR.1989.93358
[AbstractPlus](#) | Full Text: [PDF](#)(72 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 2. **Self-positioning digital window comparators for mixed-signal DFT**
 De Venuto, D.; Ohletz, M.J.; Ricco, B.;
 Emerging Technologies and Factory Automation, 2003. Proceedings. ETFA '03. IEEE Conference
 Volume 1, 16-19 Sept. 2003 Page(s):438 - 443 vol.1
 Digital Object Identifier 10.1109/ETFA.2003.1247740
[AbstractPlus](#) | Full Text: [PDF](#)(496 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 3. **CMOS-integrated digitally controlled DC-DC voltage converter with voltage and time configurable high voltage MEMS switch actuation**
 Ghannam, M.Y.; Adly, I.; Tilmans, H.A.C.; De Raedt, W.; Mertens, R.P.;
 Microelectronics, 2004. ICM. 2004. Proceedings. The 16th International Conference on
 6-8 Dec. 2004 Page(s):97 - 100
 Digital Object Identifier 10.1109/ICM.2004.1434216
[AbstractPlus](#) | Full Text: [PDF](#)(259 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 4. **Time-interleaved switched-capacitor filter for reconfigurable triple-band delta-sigma converter**
 Kim, D.D.; Brooke, M.A.;
 Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on
 23-26 May 2005 Page(s):1402 - 1405 Vol. 2
 Digital Object Identifier 10.1109/ISCAS.2005.1464859
[AbstractPlus](#) | Full Text: [PDF](#)(848 KB) IEEE CNF
[Rights and Permissions](#)
- ☐ 5. **A new threshold voltage assignment scheme for runtime leakage reduction in on-chip repeaters**
 Shah, S.; Agarwal, K.; Sylvester, D.;
 Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International
 20

11-13 Oct. 2004 Page(s):138 - 143
Digital Object Identifier 10.1109/ICCD.2004.1347913
[AbstractPlus](#) | [Full Text: PDF\(294 KB\)](#) IEEE CNF
[Rights and Permissions](#)

6. **Analog circuits for self-organizing neural networks based on mutual information**
Starzyk, J.; Liang Jing;
[Southeastern Symposium on System Theory, 2001. Proceedings of the 33rd](#)
18-20 March 2001 Page(s):89 - 94
Digital Object Identifier 10.1109/SSST.2001.918497
[AbstractPlus](#) | [Full Text: PDF\(380 KB\)](#) IEEE CNF
[Rights and Permissions](#)
7. **A 1-MHz bandwidth 3.6-GHz 0.18- μ m CMOS fractional-N synthesizer utilizing a hybrid for reduced broadband phase noise**
Meninger, S.E.; Perrott, M.H.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 41, Issue 4, April 2006 Page(s):966 - 980
Digital Object Identifier 10.1109/JSSC.2006.870894
[AbstractPlus](#) | [Full Text: PDF\(1432 KB\)](#) IEEE JNL
[Rights and Permissions](#)
8. **A 0.5-V 25-MHz 1-mW 256-kb MTCMOS/SOI SRAM for solar-power-operated portable person: sure write operation by using step-down negatively overdriven bitline scheme**
Shibata, N.; Kiya, H.; Kurita, S.; Okamoto, H.; Tan'no, M.; Douseki, T.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 41, Issue 3, March 2006 Page(s):728 - 742
Digital Object Identifier 10.1109/JSSC.2005.864124
[AbstractPlus](#) | [Full Text: PDF\(2056 KB\)](#) IEEE JNL
[Rights and Permissions](#)
9. **Circuit design and transmission performance of ISDN basic interface**
Okumura, Y.; Yamamoto, Y.;
[Selected Areas in Communications, IEEE Journal on](#)
Volume 6, Issue 3, April 1988 Page(s):468 - 475
Digital Object Identifier 10.1109/49.1914
[AbstractPlus](#) | [Full Text: PDF\(636 KB\)](#) IEEE JNL
[Rights and Permissions](#)
10. **A monolithic preamplifier-shaper for measurement of energy loss and transition radiation**
Kandasamy, A.; O'Brien, E.; O'Connor, P.; Von Achen, W.;
[Nuclear Science, IEEE Transactions on](#)
Volume 46, Issue 3, Part 1, June 1999 Page(s):150 - 155
Digital Object Identifier 10.1109/23.775505
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(736 KB\)](#) IEEE JNL
[Rights and Permissions](#)
11. **A low-power DSP core-based software radio architecture**
Gunn, J.E.; Barron, K.S.; Ruczczyk, W.;
[Selected Areas in Communications, IEEE Journal on](#)
Volume 17, Issue 4, April 1999 Page(s):574 - 590
Digital Object Identifier 10.1109/49.761037
[AbstractPlus](#) | [References](#) | [Full Text: PDF\(3660 KB\)](#) IEEE JNL
[Rights and Permissions](#)
12. **The COMPASS data acquisition system**
Fischer, H.; Franz, J.; Grunemaier, A.; Heinsius, F.H.; Hoffmann, M.; Karstens, F.; Kastaun, W.; Kc Niebuhr, M.; Risken, R.; Schmidt, T.; Schmitt, H.; Schweimler, A.; Hodenberg, M.V.; Urban, H.J.;
[Nuclear Science, IEEE Transactions on](#)

Volume 49, Issue 2, Part 1, April 2002 Page(s):443 - 447

Digital Object Identifier 10.1109/TNS.2002.1003770

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(217 KB) IEEE JNL
[Rights and Permissions](#)

13. **A GSM/GPRS receiver front-end with discrete-time filters in a 90 nm digital CMOS**

Yo-Chuol Ho; Muhammad, K.; Meng-Chang Lee; Chih-Ming Hung; Wallberg, J.; Fernando, C.; Crui R.B.; Leipold, D.; Maggio, K.;

[Architecture, Circuits and Implementation of SOCs, 2005. DCAS '05. Proceedings of the 2005 IEEE Workshop](#);

10 Oct. 2005 Page(s):199 - 202

Digital Object Identifier 10.1109/DCAS.2005.1611170

[AbstractPlus](#) | Full Text: [PDF](#)(872 KB) IEEE CNF
[Rights and Permissions](#)

14. **Affordable electronically scanned apertures through heterogeneous integration**

Navarro, J.A.;

[Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05. IEEE](#)

30 Oct.-2 Nov. 2005 Page(s):4 pp.

Digital Object Identifier 10.1109/CSICS.2005.1531761

[AbstractPlus](#) | Full Text: [PDF](#)(461 KB) IEEE CNF
[Rights and Permissions](#)

15. **A monolithic preamplifier-shaper for measurement of energy loss and transition radiation**

Kandasamy, A.; O'Brien, E.; O'Connor, P.; Von Achen, W.;

[Nuclear Science Symposium, 1998. Conference Record, 1998 IEEE](#)

Volume 1, 8-14 Nov. 1998 Page(s):23 - 28 vol.1

Digital Object Identifier 10.1109/NSSMIC.1998.774801

[AbstractPlus](#) | Full Text: [PDF](#)(420 KB) IEEE CNF
[Rights and Permissions](#)

16. **A flexible adaptive FIR filter VLSI IC**

Borth, D.E.; Gerson, I.A.; Haug, J.R.; Thompson, C.D.;

[Selected Areas in Communications, IEEE Journal on](#)

Volume 6, Issue 3, April 1988 Page(s):494 - 503

Digital Object Identifier 10.1109/49.1917

[AbstractPlus](#) | Full Text: [PDF](#)(896 KB) IEEE JNL
[Rights and Permissions](#)

17. **A 12-b, 10-MHz, 250-mW CMOS A/D converter**

Gil-Cho Ahn; Hee-Cheol Choi; Shin-Il Lim; Seung-Hoon Lee; Chul-Dong Lee;

[Solid-State Circuits, IEEE Journal of](#)

Volume 31, Issue 12, Dec. 1996 Page(s):2030 - 2035

Digital Object Identifier 10.1109/4.545827

[AbstractPlus](#) | Full Text: [PDF](#)(556 KB) IEEE JNL
[Rights and Permissions](#)

18. **FPGA implementation of 1D wave equation for real-time audio synthesis**

Gibbons, J.A.; Howard, D.M.; Tyrrell, A.M.;

[Computers and Digital Techniques, IEE Proceedings-](#)

Volume 152, Issue 5, 9 Sept. 2005 Page(s):619 - 631

Digital Object Identifier 10.1049/ip-cdt:20045178

[AbstractPlus](#) | Full Text: [PDF](#)(576 KB) IET JNL

19. **Layout optimisation for yield enhancement in on-chip-VLSI/WSI parallel processing**

Mazumder, P.;

[Computers and Digital Techniques, IEE Proceedings-](#)

Volume 139, Issue 1, Jan 1992 Page(s):21 - 28

[AbstractPlus](#) | Full Text: [PDF](#)(540 KB) IET JNL

20. **A system for multiplexed chip readout of double-sided silicon detectors**
Clemens, U.; Erven, W.; Gorke, H.; Kemmerling, G.; Maeckelburg, D.; Merzliakov, S.; Mussgiller, A
Zwoll, K.;
[Nuclear Science Symposium Conference Record, 2002. IEEE](#)
Volume 1, 10-16 Nov. 2002 Page(s):212 - 214 vol.1
[AbstractPlus](#) | Full Text: [PDF](#)(759 KB) IEEE CNF
[Rights and Permissions](#)
21. **Design techniques and performance of an LSI-based 2B1Q transceiver**
Arai, M.; Yamaguchi, M.; Nakagawa, F.; Shibata, H.; Kanemasa, A.; Makabe, T.; Koike, S.;
[Global Telecommunications Conference, 1988, and Exhibition, 'Communications for the Information](#)
[Record, GLOBECOM '88, IEEE](#)
28 Nov.-1 Dec. 1988 Page(s):778 - 782 vol.2
Digital Object Identifier 10.1109/GLOCOM.1988.25944
[AbstractPlus](#) | Full Text: [PDF](#)(372 KB) IEEE CNF
[Rights and Permissions](#)
22. **Variable tapered pareto buffer design and implementation allowing run-time configuration for embedded SRAMs**
Hua Wang; Miranda, M.; Papanikolaou, A.; Catthoor, F.; Dehaene, W.;
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)
Volume 13, Issue 10, Oct. 2005 Page(s):1127 - 1135
Digital Object Identifier 10.1109/TVLSI.2005.859480
[AbstractPlus](#) | Full Text: [PDF](#)(600 KB) IEEE JNL
[Rights and Permissions](#)
23. **Systematic design for optimization of high-speed self-calibrated pipelined A/D converters**
Goes, J.; Vital, J.C.; Franca, J.E.;
[Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on \[see also Circ](#)
[Express Briefs, IEEE Transactions on\]](#)
Volume 45, Issue 12, Dec. 1998 Page(s):1513 - 1526
Digital Object Identifier 10.1109/82.746663
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(564 KB) IEEE JNL
[Rights and Permissions](#)
24. **A software radio architecture for linear multiuser detection**
Seskar, I.P.; Mandayam, N.B.;
[Selected Areas in Communications, IEEE Journal on](#)
Volume 17, Issue 5, May 1999 Page(s):814 - 823
Digital Object Identifier 10.1109/49.768197
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(268 KB) IEEE JNL
[Rights and Permissions](#)
25. **Systematic figure of merit computation for the design of pipeline ADC**
Barrandon, L.; Crand, S.; Houzet, D.;
[Design, Automation and Test in Europe, 2005. Proceedings](#)
2005 Page(s):277 - 278 Vol. 1
Digital Object Identifier 10.1109/DATE.2005.292
[AbstractPlus](#) | Full Text: [PDF](#)(224 KB) IEEE CNF
[Rights and Permissions](#)

